收藏本站
Si4464/63/61/60
6. Data Handling and Packet Handler
6.1. RX and TX FIFOs
Two 64-byte FIFOs are integrated into the chip, one for RX and one for TX, as shown in Figure 16. Writing to
command Register 66h loads data into the TX FIFO, and reading from command Register 77h reads data from the
RX FIFO. The TX FIFO has a threshold for when the FIFO is almost empty, which is set by the “TX_FIFO_EMPTY”
property. An interrupt event occurs when the data in the TX FIFO reaches the almost empty threshold. If more data
is not loaded into the FIFO, the chip automatically exits the TX state after the PACKET_SENT interrupt occurs. The
RX FIFO has one programmable threshold, which is programmed by setting the “RX_FIFO_FULL” property. When
the incoming RX data crosses the Almost Full Threshold, an interrupt will be generated to the microcontroller via
the nIRQ pin. The microcontroller will then need to read the data from the RX FIFO. The RX Almost Full Threshold
indication implies that the host can read at least the threshold number of bytes from the RX FIFO at that time. Both
the TX and RX FIFOs may be cleared or reset with the “FIFO_RESET” command.
TX FIFO
RX FIFO
RX FIFO Almost
Full Threshold
TX FIFO Almost
Empty Threshold
Figure 16. TX and RX FIFOs
6.2. Packet Handler
When using the FIFOs, automatic packet handling may be enabled for TX mode, RX mode, or both. The usual
fields for network communication, such as preamble, synchronization word, headers, packet length, and CRC, can
be configured to be automatically added to the data payload. The fields needed for packet generation normally
change infrequently and can therefore be stored in registers. Automatically adding these fields to the data payload
in TX mode and automatically checking them in RX mode greatly reduces the amount of communication between
the microcontroller and Si446x. It also greatly reduces the required computational power of the microcontroller. The
general packet structure is shown in Figure 17. Any or all of the fields can be enabled and checked by the internal
packet handler.
Preamble
1-255 Bytes
1-4 Bytes
Con fig
0, 2, o r 4
Bytes
Config
0, 2, o r 4
Bytes
Con fig
0, 2, o r 4
B ytes
Con fig
0, 2, or 4
Bytes
Con fig
0, 2, or 4
Bytes
Figure 17. Packet Handler Structure
Rev 1.2
39
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SI4465ADY-T1-GE3 MOSFET P-CH 8V 13.7A 8SOIC
SI4466DY-T1-GE3 MOSFET N-CH 20V 9.5A 8-SOIC
SI4470EY-T1-GE3 MOSFET N-CH D-S 60V 8-SOIC
SI4472DY-T1-GE3 MOSFET N-CH D-S 150V 8-SOIC
SI4477DY-T1-GE3 MOSFET P-CH D-S 20V 8-SOIC
SI4483EDY-T1-GE3 MOSFET P-CH D-S 30V 8-SOIC
SI4484EY-T1-GE3 MOSFET N-CH 100V 8-SOIC
SI4488DY-T1-GE3 MOSFET N-CH 150V 8-SOIC
相关代理商/技术参数
SI4463-915-PDK 制造商:Silicon Laboratories Inc 功能描述:KIT DEV WIRELESS SI4463 915MHZ
Si4463-B0B-FM 功能描述:射频收发器 TRX ROM 63 EZRadioPRO RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
Si4463-B0B-FMR 功能描述:射频收发器 TRX ROM 63 EZRadioPRO RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
SI4463B1BFM 制造商:Silicon Laboratories Inc 功能描述:
Si4463-B1B-FM 功能描述:射频收发器 TRX RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
Si4463-B1B-FMR 功能描述:射频收发器 TRX RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
SI4463BDY 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:P-Channel 2.5-V (G-S) MOSFET
SI4463BDY-E3 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:P-Channel 2.5-V (G-S) MOSFET